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ABSTRACT
An expert system which helps gate array user to choose a particular chip
for his design will be described. The expert system is constructed on the expert
shell S1 provided by Teknowledge Inc.. A number of routine written in C
language have also been developed to improve the capability of the system. A
noted flexibility of the system is that part of the knowledge can be updated by
a user or an expert without knowing anything about S1.
Decisions made on selecting a suitable gate array will be based on the
rules defined by the knowledge engineer and the specifications by the user.
Once a consultation is started with the expert system, an interactive dialogue
between the user and the system will take place, through which the user's
specifications are entered. Finally, gate arrays which match the specification
are prompted to the user. Each selected gate array contains a certainty factor
which indicates the degree of preference of the gate array.
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CHAPTER 1 INTRODUCTION
1.1 Introduction to application specific integrated circuit (ASIC)
In the past, the design of custom integrated circuit was a long and costly
process. The design time normally ran in excess of one year [1]. The ASIC
concept solves this problem. As logic synthesis technologies mature and
CAD/CAE systems become much powerful, ASIC technology becomes the
mainstream in VLSI design [2].
ASIC refers to three technologies which are standard cell, gate array and
programmable logic device. Each of them is discussed as follows:
Standard cell- Designer can select appropriate pre-characterised logic
functions from a specific library. Each function is implemented as a cell which
will be placed in a chip as require. Cells are rectangular in shape and they are
usually identical in height but different in width. The full standard cell mask
set is unique for a particular design, hence the turnaround time is the longest
compared with the other two ASIC technologies which require few or no unique
mask layers.
Gate array- The design methodologies of gate array and standard cell are
similar. The main difference is that gate array die is pre-fabricated until the
metallization layers. The pre-fabricated die consists of many arrays of
transistors. Any logic functions can be formed on the die by proper connection
of the transistors by metal layers. As there are only 2 to 3 layers to be
personalized, the turnaround time is comparatively shorter than that of standard
cell.
Programmable logic devices (PLD)- They are internally structured as
programmable logic array, i.e. an architecture composes of an array of AND
gates connected to an array of OR gates. The input blocks and output blocks
have registers, latches and feedback options. Hence the user can implement
sequential logic as well as combination logic. Similar to gate array, PLD is
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prefabricated die whose interconnections can be programmed to be opened or
closed. The programming technique is adopted from memory technologies such
as fuses, EPROM cells, EEPROM cells or static RAM cells [3]. However, the
production volume of PLD is usually lower than those of gate array and
standard cell because unit cost of PLD is relatively high.
1.2 Problem identification
Application specific integrated circuit (ASIC) is gaining popularity in the
Hong Kong market. In this project, we are concerned with gate array only. Gate
array is the most sought-after in monetary term. It is attractive because its
turnaround time is comparatively short and its unit price can be very low if
produced in large volume [4].
There are many gate array vendors on the market and they offer various
kinds of services to the industry. Each vendor offers different product lines and
each product line has its own characteristics. It is not an easy task to find a
suitable vendor and a specific product for a design. Even an experienced gate
array user has to consider many factors to the right product. Thus it is much
harder for a new user to accomplish this selection task.
A prototype knowledge-based system is being built to tackle the problem.
The system will select a gate array for a design from its product database and
based on a knowledge base acquired from experience gate array designers. In a
consultation, the system will prompt users for their circuit specifications and
will make a recommendation accordingly.
1.3 Overview of Expert System
1.3.1 Introduction
Since mid-1960's, researchers in Artificial Intelligence field have tried to
make computers smarter. Particularly expert system which is a branch of
Artificial Intelligence has become increasingly sophisticated. The role of
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expert system is to replace a real human expert from making intelligent
decision on specific tasks. Any expert system is usually restricted to a narrow
task. The application of expert system has entered a wide range of expert fields
such as interpretation, prediction, diagnosis, design, planning, monitoring,
debugging, repair, instruction and control [5].
Expert systems are written using symbolic languages or expert system
tools. Lisp is an example of symbolic language since Lisp is oriented toward
the manipulation of symbols. In general, expert system can be developed in a
shorter time if some expert system tools are available. Classical expert system
can be classified into three families which are MYCIN, HEARSAY II and R1.
In the last 15 years, a lot of tools are being developed for these three families
in universities and private companies for either research or internal use.
MYCIN was developed at Stanford university to address different medical
diagnosis problems. Some tools developed in MYCIN family are EMYCIN,
KAS, KS300 and TEIRESIAS. HEARSAY II was developed at
Carnegie-Mellon University. Some tools developed in HEARSAY II family are
AGE and HEARSAY III. R1 was developed in Digital Equipment Cooperation
to improve the performance of their computer product. Some tools developed in
R1 are OPS5, OPS7 and OPS83.
In recent years, many expert system shells are commercialized. Examples
of PC based expert systems are Advisor, Apes, Cambridge Lisp 68000, ESP
Advisor, ExperLisp, ExperOps5, Expert4, Expert Ease, Ex-Tran 7, Franz Lisp,
Golden Common Lisp, Hulk II, Hypnotist, Inference Manager, Insight2, KES,
Lightyear, LPA Micro-Prolog, Ml, Micro Expert, Micro-Synthese, Natpack,
Parys, Personal Consultant, Prolog2, Reveal, Rulemaster, Savoir, Superfile
ACLS, Tess, Timm, Xi, Zxpert. There are some comparatively large expert
system shell which are: KEE, S 1 ART, SRC and DUCK [6].
To make computer smarter or more intelligent may be misleading since
intelligence means cleverness. To make a computer program smarter does not
mean to write a program which has the ability to think and has creativity
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power. Instead it is to install within the program a large amount of knowledge
in a specific domain so that the program itself can act as a real expert. In other
words, we are constructing a specific domain of knowledge base. The
knowledge base may contain descriptive knowledge, judgmental knowledge and
control knowledge. Descriptive knowledge is knowledge that contains facts
declared either by a user or a knowledge engineer. Judgmental knowledge is
knowledge upon which decisions are made. Control knowledge is knowledge
that defines the flow of inference in an expert system.
Knowledge base construction is also known as knowledge engineering
which includes tasks of extracting, processing and computerizing the expert's
knowledge.









Identification is the listing of suitable experts in a well defined task
domain. A knowledge engineer will interview the experts and extract their
knowledge and information.
Conceptualization is the process of filing and centralizing the information
from the expert. Sometimes the expert cannot expresses a solution properly.
Then it is the task of the knowledge engineer to help the expert to present a
solution.
Formalization is the process to adjust those solutions given into appropriate
format or to reformat the solution so that it can be easily transformed into an
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appropriate format.
Implementation is the mapping of the appropriate format into the frame
work of a particular set of tools that was selected.-
Testing is the process for the expert to evaluate the system. Defects may
be sorted out by the expert. Hence feedback from the expert would be a guide
line to improve the performance of the system. Common errors arise from
insufficient or wrong reasoning or wrong order of inference sequence.
After the testing stage, any defects found must be corrected. It is the
tuning stage during which the system is being finely tuned.
Since a knowledge base may vary from time to time, updating is a
necessary procedure to design an expert system. However, knowledge engineer
is required to update the knowledge base since it is he who knows every part of
the system.
1.3.2 Review of some related expert system
The use of computer-aided-design (CAD) tools on ASIC design has been
increasingly accepted. PC and workstation provide a platform for CAD tools as
well as expert system shell. With the help of A.I. industry, expert system tools
have penetrated the I.C. design market, helping I.C. designer in various tasks
[8,9,10,11,12]. Some of them will be discussed in the following paragraphs.
Quick turnaround time is one of the special features of ASIC. Sometimes a
vendor would ask for an additional charge for a fast delivery. However,
turnaround time cannot be shortened a lot, so the focus is on the shortening of
design time. ASIC designers would devote much of their time on logic design
without giving much thought on silicon utilization. Kim [13] has developed an
expert system tool, which helps the ASIC designers to optimize the logic
performance and to minimize silicon space requirement. Besides shortening the
design time, the tool lets designers work efficiently with unfamiliar cell
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libraries. Users have to provide a schematic prepared with Mentor Graphic's
capture tool.
Steele [14] built an expert system prototype that gives advice in
performance, manufacturability, testability and overall design of standard cell
circuit netlist. A conclusion will be given to users after an interactive dialogue
between the system and the users. Steele assumes a hierarchical design
methodology which is generally performed in ASIC design. Knowledge is
acquired from multiple experts with varied levels of experience. One of the
conclusions made in developing this prototype was that a frame-based
knowledge and a hierarchical attribute organization have provided the structure
and clarity needed for maintaining a vivid knowledge base.
1.4 Implementation
The expert system tool adopted is S l from Teknowledge Inc. The computer
platform is VAX running VMS operating system. Since S l has the capability of
linking with external program modules, some C programs are called from the
S l core to enhance its performance. At present, circuit information is entered
to the expert system through neted and EDIFnet of Mentor Graphics. Both
packages are run on Apollo workstation. Users can draw their schematic using
neted on the Apollo Workstation and convert the schematic into a netlist in
Electronic Design Interchange Format (EDIF) using EDIFnet. The netlist is
sent from Apollo workstation to the VAX via a PC which in turn acts as a
gateway. Of course, direct entry of circuit information to the expert system is
possible as long as it is in EDIF format. Finally, an application software
package ProMatlab is adopted to demonstrate a backward propagation
technique to tune the system so that any discrepancy found can be corrected.








Figure 1-1 An overview of the system
An overview of the system is shown in Fig. 1-1. The inference engine of
the system is placed in S l. S l can read the external knowledge base via
external functions written in C language. The external functions act as a
processor which processes the information from S I to external knowledge base
as well as in the reverse direction.
The external knowledge base contains technology data from data books,
information of vendor and information from schematic. In addition, S l itself
contains another knowledge base, which is regarded as internal knowledge to
assimilate mainly judgmental and strategic knowledge and factual knowledge
on vendor and user working relation. It is the knowledge engineer, who knows
every detail of the system and may have the only right to update anything in
the system. Normally, either a user or an expert should not edit anything in the
system but knowledge engineer only. But in this configuration, the external
knowledge base can be edited by a knowledge engineer, a user or an expert
Hence, information can be updated and added without disturbing the S 1 core.
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At the start of consultation, the user submits a schematic netlist to the
preprocessor, the preprocessor extracts certain useful information from that
schematic and adds to the external knowledge base. In the consultant process,
an interactive dialogue between the system and the user takes place. The
system is data-driven, i.e. the user's response drives the inference engine. After
the consultation ends, the system will arrive at an answer or a suggestion. The
suggestion is based on three factors, which are the user's specification, the
knowledge base inside S1 and the external knowledge base. Although the
priority is governed by the inference method set by the knowledge engineer, the
exact path of inference is detected by the data specified by a user. This is the
main difference between an expert system and a typical program which is
procedural-driven.
1.5 Thesis layout
In chapter 2, a general description of the internal structure of S 1 will be
presented. Discussion will be focused on the knowledge base, inference
methodology, weighting method of certainty etc.
In chapter 3, knowledge acquisition will be discussed first. A generally
adopted strategy in practice to select an appropriate gate array for a design will
be presented too.
In chapter 4, factual knowledge in the internal and external knowledge base
will be dealt with in detail. Judgmental knowledge will be discussed in chapter
5. In this chapter, how desicion is being made by the system on selecting gate
array will be described.
Electronic Design Interchange Format will be described in chapter 6. A
preprocessor which converts the. format into a matrix and extracts useful
information from EDIF netlist will be discussed. Finally, a critical path
program will be presented.
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In chapter 7, the strategy knowledge in the internal knowledge base and the
inference engine of the system will be discussed in detail. The strategy that the
system adopted is based on the practical selection method with slight
modification.
In chapter 8, a comparison of traditional programming against expert
system will be made and the possibility of building a computer-aided tunable
expert system will be discussed. An example of how the system can be tuned
by a computer-aided program will be demonstrated
Finally, a conclusion will be made in chapter 9
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CHAPTER 2 AN OVERVIEW OF S1
2.1 Introduction
The structure of S 1 system consists of passive components and active
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1. Static knowledge base.
2. Dynamic data base.
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The knowledge engineer is requested to prepare a knowledge base file
first. The knowledge base file consists of nine types of knowledge base objects.
Based on these object types, the knowledge engineer can build his own version
of expert system. The nine object types are: classes, class type, attribute,
value hierarchies, rules, control blocks, functions, external functions and
external control block.
After the knowledge base file has been drawn up, the knowledge engineer
submits it to S1. The knowledge base processor will check if the knowledge
base file is consistent. If not, the system will prompt the knowledge engineer
that the grammar of the knowledge base file is wrong. If the file is alright then
the knowledge base processor will pass it to the static knowledge base.
When a consultation begins, the consultation driven would follow the
strategy knowledge laid by the knowledge engineer to draw any conclusions.
All conclusions drawn would be stored in a dynamic data base. Sometimes,
data in the dynamic data base will be updated as more facts which affirm a
conclusion come up. During each consultation, the dynamic data base will store
the specification of a user. The user can monitor the static knowledge base
and the dynamic data. All those information can be saved so that the user can
trace it back after the consultation finish, since the dynamic data base will be
erased afterwards. During the consultation, the explanation driver provides
interactive answer to a user if the user wants to know why a question is being
asked and how the conclusion is being made.
2.2 Static knowledge base
The static knowledge base which consists of three categories, namely
factual knowledge, judgmental knowledge and strategic knowledge, is formed
by extracting information from the knowledge base file. Each knowledge base
object type is defined in a block in the knowledge base file.
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2.2.1 Factual knowledge
The grammar to represent factual knowledge in S 1 is in the form of
attribute-object-value but first, classes must be declared. Class is made up
by a set of objects and each object has some properties. For example, one can
declare human as a class. A particular object of a class is called an instance
of that class. Instances of a class will be created during consultation and the
properties of each instance may be varied. For example, the weight of instance
A of the class human is 100 lb while the instance B of the same class can
have weight of 150 lb
Attributes are used to represent the properties of a particular class. Each
attribute will have a value. For example, the attribute weight of an object in
the class human can contain a value of 100 lb. Value of an attribute may
be a real number, a text, a boolean expression or an integer. Depending on what
the knowledge engineer required. Attribute can have one or more values and
each value has certainty factor attached. For example, the height, the weight or
the age can be expressed as the attribute of the objects human. Certainty
factor is the likelihood of an attribute having a particular value. More will be
explained in the judgmental knowledge in chapter 2.
In S 1 format, each attribute is defined in a block which consists of many
slots. Some significant slots in the attribute block in the knowledge base file
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The DEFINED.ON slot defines the class to which the attribute is related.
The TYPE slot defines the type of value which this attribute owns. It may be
a text, a boolean expression, a real number or an integer. LEGAL. VALUES
slot is used to declare the valid value of an attribute. The LEGAL.MEANS
slot is used by S1 for parsing a knowledge base when a knowledge engineer
handles a knowledge base file to S1 to check for consistent. Query.user,
try.rules and a function name are possible entries to this slot. Query.user
means that the attribute must be concluded by inquiring the user. Hence, the
prompt may contain a prompt message which will be shown on the screen
when the attribute is presented. Try.rules means that the attribute must be
concluded by rules in the knowledge base file. Finally, if a function name
appears, then this function concerned will conclude a value for that particular
attribute. A possible entry of DETERMINATION.MEANS slot is identical to
that of LEGAL.MEANS slot, however the former is used by S1 to assign
determination methods that S1 will follow to find a value for an attribute.
Sometimes the methods will be expressed in conditional procedures thus the
DETERMINATION.MEANS would be replaced by a determination block
where the procedures would be placed. The MULTIVALUED slot declares
whether the attribute concerned has multiple values.
Multiple non-boolean values which belong to the same attribute can
sometimes be grouped according to their common features. Those groupings can
be in many levels which results in a so called value hierarchy. For example, an
attribute computer has many computer model names as its values such as
VAX8200, PDP11, IBMXT, IBMAT etc. Those model names can be grouped
according to computer types such as mainframes, minicomputer and
microcomputer. Representing values of an attribute in a hierarchy will
facilitate the inference process and will simplify the construction of strategy
knowledge.
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2.2.2 Judgmental knowledge
Conditional rules play an important role in the knowledge-based expert
system. Conditional rules in S1 are expressed in the typical If-Then format.
The If part tests whether the condition is satisfied or not, whereas the Then
part draws a conclusion. Conditional rules are one of the ways to conclude
values for an attribute and act as means to represent experiences used by
experts to make a choice.
If a set of rules is used to conclude a unique value for an attribute, firing
which rule is governed by the inference engine. By default, rules will be fired
in random order until a value is concluded.
Each value should have a certainty factor attached which ranges from -1 to
+1, where +1 carries the highest certainty and -1 carries the lowest certainty.
The range -0.2 to +0.2 is treated as unknown to the system. Certainty factors
other than being assigned, they can be derived from the following two ways.
The first one is that: If the value of an attribute A can be substantiated by
two conditional rules, provided that both rules are successfully concluded, the
certainty factor of the value of A is equal to
(eqn. 2-1)X+Y-XY
where X and Y are the respective certainty factors derived from the two rules.
In fact, the two certainty factors are equated within the dynamic data base.
Initially, the value of the attribute is substantiated with certainty factor X by a
rule. The certainty factor is stored in the dynamic data base. Then certainty
factror Y is derived for the same- value by another rule. In turn, the certainty
factor in the dynamic data base will be updated as specified by the eqn. 2-1.
The above equation holds only for +ve X and +ve Y. The equation should be
(eqn.. 2-2)X+Y+XY
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for -ve X and -ve Y.
(X+Y)/[ 1-min(IXI,IYI)] (eqn. 2-3)
for either -ve X or -ve Y.
The second one is that: If an attribute A has a value VI with certainty
factor X and a rule employs the value VI of that attribute as its premise, and
the conclusion assignment of a value V2 of another attribute B is Y then the
conclusion value V2 would have the certainty factor
X*Y (eqn. 2-4)
if the rule succeeds.
Calculation of a certainty factor for each value (node) in the value
hierarchy tree will make use of eqn. (2-1), (2-2) and (2-3). If a value is found
to be absolutely impossible, i.e. the certainty factor is -1, then the certainty
factor -1 will be propagated downward to all the offspring nodes from this
value. In other words, all these offspring nodes become absolutely impossible.
Other than certainty factor -1, certainty factor of each node will be modified
according to the following two conditions. However, this may not take place
until all nodes are evaluated independently.
For any parent nodes which has a positive certainty factor, its certainty
factor will be modified according to the equations (2-1) or (2-3), where X will
be original certainty factor of the parent node whereas Y will be the highest
certainty factor among all the offspring nodes. If the parent node has a negative
certainty factor, all the certainty factors of the offspring nodes will be changed
according to equations (2-2) or (2-3). The modification process will begin at
the bottom level of the value hierarchy and moves upward in a single pass.
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2.2.3 Strategic knowledge
While solving a big problem, an expert will normally break it down into
small ones first, and tackles them one by one. Strategic knowledge are the
procedures which the expert will follow to tackle a problem. In S l, the
strategic knowledge are expressed as control block and functions.
Control blocks contain the strategic procedures which the system will
follow at each consultation. In the other word, the control blocks masters the
inference activties during each consultation.
There are five different kinds of functions which are checking function,
built-in function, enumeration function, conclusion function and translate
function.
The knowledge engineer can apply constraints to the value given by the
user. It is the checking function that defines the constraints. If the constraints
were not complied with, message would be prompted to the user. Built-in
functions are functions stored in the system library. Knowledge engineer can
call up any one at will. Enumeration functions are used to filter out some legal
values of an attribute. For example, if the legal values of an attribute
facilities is VMS and Apollo, and the attribute computer of the same class
is concluded to be workstation, the legal values VMS of the attribute
facilities can be filtered out by the enumeration function. Hence, the user
cannot enter VMS as a legal value if this attribute is going to be concluded
by a user. Conclusion functions which are used to conclude a value for an
attribute can be treated as judgmental knowledge as well. Translation functions
are used to prompt information to the user. External functions are written in C
language. Thus the system can be linked to the other application software
package using an external function. as a gateway.
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2.3 The inference methodology adopted in Si
S 1 provides forward-chaining and backward-chaining methods to fire rules.
Suppose we know that some arguments exist in the form of if A then B, and
If B then C. The system starts at A and finds rules whose premise matches
with A. After B is concluded, the system finds rules whose premise matches
with B. Thus, when in execution, the value of A, B and C would be concluded
in the order defined. This is known as forward-chaining. In the backward
chaining, the system starts at C and finds rules whose conclusion matches C.
The system works backward from C to B and then A. Rules are fired in the
direction opposite to forward-chaining.
2.4 Linkage between Si and the external function
The link between S1 and the external is used for data exchange. Data type
can be either an integer, a string of characters, or even value-certainty factor
set. The gateway between S1 and external function must be written in C
language. In the gateway, there must be a function called exfnmap (i.e.
external function map), which S 1 will look for when data transmission begins.
Data type must be first declared in the external function block in the
knowledge base file. This data type must match with that in the external
functions. In practice, some transformation would be made when the data is
being send or received from the system. For example, if an integer is being
declared in S1 environment, some transformations must be made to change
that integer from S1 environment into C language environment. This
transformation is fulfill by a function called ExtractInteger, which is shown
in appendix B. Some other functions which perform much complex
transformation will also be shown too.
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CHAPTER 3 KNOWLEDGE ACQUISITION
Our expert system is to aid users to select an appropriate gate array for
their design. All the selection procedures adopted in our expert system is
modified from those procedures in practice. On the other hand, the selection
procedures in practice would be based on knowledge acquired from experts. In
this chapter, how this knowledge is being acquired is presented first. And then,
the vendor capability database which was extracted from a survey will be
described. Finally, a gate array selection in practice will be described too.
3.1 A survey
In a survey performed in the summer of 1988, 9 ASIC vendors in Hong Kong
were visited to interview experts of diverse background. Advices which are
generally given by the experts are perferred over these of extreme nature. The
vendors are Motorola, National Semiconductor, Toshiba, Texas Instrument, Oki,
Eurosila, GE/RCA, Epson and Hitachi. The interview is divided into two parts.
Firstly, gate array product related information of these vendors are collected
such as the turnaround time of production, the product electrical specifications,
and computer facilities etc. Secondly, the customer-vendor interface during
design and production phases is recorded.
A selection exercise has also been performed to find a suitable gate array
for a real design, based on the information collected in the first round of
interviews. A few vendors were then shortlisted to have a second interview. In
the second interview, the schematic diagram of the design as well as the
specification were presented so that a realistic negotiation with the vendors
could take place. The vendor who offered the best deal was selected.
Following the survey, the- information collected is analyzed and
conceptualized into vendor capability database, and a practical selection
procedure is formulated. These two subjects will be discussed in the following
subsections.
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3.2 Vendor capability database
Vendor's capability database is divided into two parts, one is electrical and
the other is technical. The electrical database includes all electrical
specifications of gate arrays, while the technical database includes turnaround
time, development time, production cost, development cost and vendor
facilities.
Electrically database includes number of equivalent 2-input gate, number
of bondpads, feature minimum dimension, typical internal gate delay, typical
output buffer delay, maximum toggle frequency, typical power dissipation, I/O
compatibility, maximum output current, power supply range, ambient operating
temperature and package. These specifications are defined as follows:
Number of equivalent 2-input gate- In the pre-fabricated base die of any gate
array, if all transistors are connected to form two-input gates, this specification
declares the total number of these gates available.
Number of bondpads- The total number of pads available on the chip.
Feature minimum dimension- The minimum dimension of the metal or the
polysilicon track width on the chip.
Typical internal gate delay- The propagation delay of a two-input gate in
typical condition.
Typical output buffer delay- The propagation delay of output buffer in typical
condition.
Maximum toggle frequency- The maximum operating frequency that a gate
array can handle.
Typical power dissipation- The power dissipation in the unit of (W/gate/MHz)
in typical condition.
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I/O compatibility- The technologies that the chip can directly connect, i.e.
TTL, CMOS etc..
Maximum output current- The maximum current that the chip can drive.
Power supply range- The range of supply voltage in which the chip can
operate.
Ambient operating temperature- The room temperature that chip operate.
Package- The packages in which the chip can be placed.
The components of technical specification is shown as below:
Prototyping time- The time between the agreement of the contract and
shipment for first production run.
Turnaround time- The time between the approval of the prototype and the
release of the production.
Production cost- The cost for production (normally in term of dollar per gate)
Development cost- The cost for developing the prototyping.( some vendors do
not have this kind of charge.)
Facilities- The computer software with which the vendors will support the
users.
3.3 Gate array selection procedure in practice
Selection of a gate array can be seem as the matching of user's
specification against the vendor's capabilities. Similar to the vendor capability
database, user's specification can be divided into two parts: one is technical
specification and the other is electrical specification. Electrical specification
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includes maximum operating frequency, maximum output current, minimum
equivalent gate delay, number of input and output port, number of equivalent
gates, I/O compatibility etc., whereas technical specification includes
turnaround time, cost of production, facilities of the user etc.
At the first instance, shortlisting of vendors is based on three factors. First,
the amount of work that the user requires from the vendor. However, in the eye
of the vendors, this is the point of entry into the gate array development process
by the user. A typical development process has 9 steps as indicated by each
row in Fig. 3-1. The arrows show the entry points possible and users are
classified into 6 levels accordingly. If a user requests the vendors to do all the
design and implementation, the entry level will be classified as 0. Sometimes,
if the design is a complex one, it will not be accepted to start at level 0. If a
user has already completed the logic design, the entry level will be classified
as 1. If a user also provides test vectors, the entry level will be classified as 2.
The entry level will be classified as 3, if the user participation goes a step
further by doing simulation in the vendor's place. The entry level will be
classified as 4, if a user do as the simulating in his own place. Finally, the
entry level will be classified as 5, if a user participates in the layout design
work.































Level 3: all works done of vendor's ASIC laboratory.
Level 4: all works done of customer's design site.
Figure 3-1 Classification of entry levels
Turnaround time and prototyping time are the second and third factors. It is
not unusual that a user will request a very tight schedule for turnaround and
prototyping If the schedule is not guarenteed by the vendors, he will often be
dropped. Of course, if the vendor offers an even shorten turnaround time and
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prototyping time than required, the likelihood of that vendor to be selected
becomes higher.
From the shortlisted vendors, a gate array series will then be found to
implement the design requested. This will rely on the electrical specification.
From schematic or written specification from user, operating frequency,
maximum output current, minimum gate-delay per equivalent gate etc. will be
used to select a series. For example, the maximum operating frequency of
certain series is 20 MHz. The user may request an operating frequency of 14
MHz. The likelihood of selecting that series is high. However, if the user
requests a very low frequency say 1 kHz, since today's ICs can all handle the
frequency, this factor may consider insignificant.
In the selected series, a specific gate array will be chosen by considering
the total number of input and output ports, total number of equivalent two-input
gates and the package required. Since different gate array will have different
die size. If the die size is too big, it may not fit into the type of package
required. This is why the package type should be considered at this stage.
Finally, the user will ask for a quotation on the cost of developing and
producing the selected chip. The most favoured vendor can be still be dropped
by the user on this consideration alone.
3.4 Conclusion
A survey has been described to show how knowledge is being acquired.
The gate array selection procedure in practice has also been discussed. In our
system, the knowledge base is built following these expert opinions and
procedures as close as possible. However, the selection procedure is modified
slightly to suit the S1 format. Some minor selection considerations in this
prototype version of the expert system are not included.
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CHAPTER 4 FACTUAL KNOWLEDGE
In our system, factual knowledge is located in the internal and external
knowledge bases. In the internal knowledge base, only the frame of factual
knowledge which is also known as attributes are constructed. As different users
have different requirements, the user specifications which are treated as values
will be varied from one consultation to another. The specification will be
entered interactively by a user as the values of attributes during consultation. In
subsection 4.1, each attribute will be explained in detail. The information on
gate array vendors are placed in the external knowledge base, so that this
knowledge can be easily updated from time to time. In subsection 4.2, this
factual knowledge will be discussed.
4.1 Frame of factual knowledge in the internal knowledge base
The expert system built is based on the practising selection procedure
discussed in the last chapter. As a prototype version, not all items of
specification or attributes are included. Hence only those significant attributes
have been formatted and implemented in S1 structure.
Only one class is defined in the internal knowledge base, which owns 13
attributes to describe the specification requirement of a user. Those 13
attributes are classified into 3 main streams, based on the conclusion they will
make. The first stream will assign a certainty factor to the value of the
attribute goal. The second stream will assign a certainty factor to the value
of the attribute level. The third stream will conclude values for the attribute
no.of.pin. Each stream will be discussed in the following paragraphs.
4.1.1 The first stream
The attributes in this stream are used in achieving the main goal of our
expert system. In S1 language, it is to conclude a value for the attribute goal
that mean the most preferred gate array for a design. Each slot of the attribute
goal is shown below:




LEGAL.MEANS{ foundl, found2, found3, found4, founds, one.freq,
one.current, one.delay, one.comp, fun3.1, fun3.2}
LEGAL.VALUES top.vh
DETERMINATION.BLOCK determine.problem
The values of this attribute are the names of vendors, the series offered by
each vendor and the gate arrays available in each series. A value hierarchy is
employed as shown in Fig. 4-1. There are four layers, the name of the top layer
is top.vh which is also used as a reference to the whole value hierarchy tree.
In our case, the top layer does not carry any meaning but is only as a reference
name. The second layer contains the names of the vendors. Each node
represents a vendor. The third layer contains the name of the series offered by
the vendors included on the second layer. The bottom layer contains the gate






Figure 4-1 The value hierarchy of the attribute goal
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11 external functions are used to assign a certainty factor for each value in
the value hierarchy. The procedure to execute these functions is placed at the
determined block determine. problem
Attributes that directly support the assignment of certainty factors to the
values of the attribute goal are max.freq, max.current, compatibility,
delay, no.of.I/O, no.of.gate, package, no.of.pin, level, prototype and
price. They are further divided into three groups.
Attributes in group one are used to conclude values on the vendor layer of
the value hierarchy tree. They are concerned with the technical specification of
the user. The three attributes in this group are level, prototype and price.
The attribute level represents the user's preferred entry point into the gate
array development process. It is defined according to the level classification
detailed in Fig. 3-1. The attribute is concluded by conditional rules. It is the






The attribute prototype is concluded by a user. This attribute represents a






What is your expected prototyping time? (inPROMPT
weeks)
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DETERMINATION.MEANS
{ query.user}
The attribute price is concluded by a user. This attribute represents a






PROMPT What is your expected price per gate? (in
dollars)
DETERMINATION.MEANS{ query.user}
Attributes in group two are used to conclude values on the third layer of the
value hierarchy tree. These attributes are max.freq, max.current and
delay.
The attribute max.freq is concluded by a user. This attribute represents
the maximum operating frequency required by a user. Only positive integer is





PROMPT What is the maximum frequency of your design
(MHZ)?
REPROMPT Please tell me your maximum frequency of your
design!
DETERMINATION.MEANS{ query.user}
The attribute max.current is concluded by a user. This attribute represents
the maximum output current required by a user. Only positive integer is
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PROMPT "What is the output current of your design (mA)?
REPROMPT "Please tell me the your expected maximum current
of your design!
The attribute delay is concluded either by a user or by an external
function. The determination block determine.problem5 will determine which
one The value of this attribute represents the minimum equivalent two-input




LEGAL.MEANS {query.user, spec 1)
DETERMINATION.BLOCK determine.problem5
PROMPT What is the expected delay per gate of your
circuit? (in ps)
REPROMPT If you don't know, you can type in unknown?
The attribute Comb is concluded by a user. It represents the technologies
that the series can connect to, i.e. TTL etc.. It is a multivalued type attribute,











Attributes in group three are used to assign certainty factor to those values
on the fourth layer. they are no.of.I/O, no.of.gate and package
The attribute no.of.I/O is concluded either by a user or by an external
function called spec l which will search for a value of the attribute
no.of.I/O in the external knowledge base and the detail searching procedure
will be discussed in chapter 5. The procedure to conclude this attribute is
defined in the determination block determine.problem4. The attribute
no.of.I/O represents the total number of input and output ports needed in a










The attribute no.of.gate represents the total number of equivalent
two-input gates in a design. A -circuit may contain components such as
flip-flop, register or simple logic. In calculating the gate count, sizes of these
components are expressed in the number of equivalent 2-input gates. The legal
way to conclude this attribute is either by a user or by an external function
called sped which in effect scans the external knowledge base. The
{query.user)
What is the expected compatibility of your
Please tell me the compatibility of your design!
g:gatearray
integer
(query. user, spec 1}
What is the expected number of signal pin of your
Please tell me how many signal ports you would
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The attribute package represents the package type requested by a user.
This attribute is concluded by a user only. The legal values are p.dip, c.dip,
p.dat, p. leaded. chip. carrier, p.flat, c.leadless.chip.carrier,
c.lead.chip.carrier, p.pga and c.pga and they represent Plastic
Dual-In-Line Package, Ceramic Dual-In-Line Package, Plastic Leaded
Chip Carrier, Plastic Flat Package, Ceramic leadless Chip Carrier,











The second stream of attributes are related to the conclusion of attribute
level. They are prelevel, complex, facilities and simulated. at.
g:gatearray
integer
{ query. user, spec 1}
What is the number of gates of your design?
g:gatearray
text
what is the expected package?
{p.dip, c.dip, p.dat, p. leaded. chip. carrier, p.flat,
{ query.user}
{ query.user}
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The attribute prelevel represents the amount of work handled by a user.
Legal values are nothing.but.idea.only, logic.design,
logic. design. and. test. vector, simulated. circuit and layout. These values are
concluded by a user. The value nothing. but. idea. only means that a user only
has a conceptuation of a design. The value logic.design means that a user
does have a design and nothing else. The value logic. design. and.test.vector
means that a user will provide a set of test vectors as well as the design in
schematic. The value simulated.circuit means that a user will like to do
simulation on his own. The value layout means that a user will like to handle
the layout on his own. The last value of chosen implies that the vendor will
only have to provide fabrication services.
The attribute simulated. at represents a user's preference as regards to
where he simulates his design. The attribute is concluded by user. A user is
requested to select either value my.place or value vendor.place. The








The attribute complex represents a user's own judgment on the









where do you like to simulate the circuit?
{ my.place,vendor.place}
{ query.user}
4An integrated software package for gate array selection
DETERMINATION.MEANS{ query.user}
PROMPT
The attribute facilities represents a user's computer facilities. This
attribute is concluded by a user. This is a multivalued attribute. Hence, a user
can select one or more answers. The possible values are MICROVAX,
MENTOR GRAPHICS, DAISY, FUTURENET, ORCAD. These values











The third stream of attributes is used to conclude a value for the attribute
no.of.pin. This attribute represents the pins number of the package suggested
by the system. The attributes related to this purpose are package,
no.of.signal and goal. These attributes have already been discussed in the
previous paragraphs. The value of the attribute no.of.pin is an integer and the
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4.2 Factual knowledge in the external knowledge base
External knowledge base, which exists in the form of text file, consists of 7
files. The first four files which describe technical specification of each vendor,
electrical specification of the series, characteristic of the chips available, and
relationship of vendor, series and chip will be discussed in this chapter.
The fifth one, which related to the judgmental knowledge will be
discussed in chapter 5 whereas the last two files which is concerned more to
the preprocessor, they will be discussed in chapter 6 where the preprocessor is
described.
4.2.1 Structure of vendor technical information file
In this file, technical information of each vendor will be presented. The
structure of this file is shown as follows:
Name Turnaround Price Support Support Computer
Time Complex Level Facilities supported
motorola 5 15 0123 mentor daisyyes
20 microvaxoki 4 023yes
no22 0123 daisy mentortoshiba 4
The only column that a user should not edit is the names of the vendors,
since these names are the legal values of the attribute goal in the internal
knowledge base. The turnaround time and the price listed are expressed in units
of weeks and dollars per gate respectively. The column support complex is
used to represent the vendor's preference on complex design. The column
support level represents the user entry point to the development process that
vendor will accept. The meaning of the level numbers is defined in Fig. 3-1.
Finally, the computer facilities supported represents the CAD tools for which
the vendors can provide a parts library. The options are mentor, daisy,
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microvax, futurenet and orcad which also are the legal values of the attribute
facilities in the internal knowledge base.
4.2.2 Structure of vendor electrical information file
In this file, it describes the electrical characteristics of each series. It
consists of four columns which are name, compatibility, maximum frequency
and maximum output current. A row of data is shown in the following table.
Name Compatibility Max. Freq Max. output current Delay
msm700xx tc 50 4 500
Again, the name of the series should not be edited by a user as they should
conform with the legal values of the attribute goal in the internal knowledge
base. The second column represents the compatibility of the series. If the series
is compatible with all TTL, CMOS and ECL technologies. The string tce
should be placed in that column. Therefore, the valid entry will be the first
letter of the technology concerned. The third column specifies the maximum
operating frequency in mega-Hertz of that series whereas the fourth column
specifies the maximum output current in milli-Ampere of the series. The last
column specifies the minimum delay of an equivalent two-input gate in
pica-second of the series.
4.2.3 Characteristic of chips available
This file contains the information about each chip in the series included in
the previous file. In this file, knowledge is arranged into blocks, each of which
contains the characteristics of a gate array. The structure of a typical block is
presented as follows.
Name gate count no. signal port no. power port
XXX 1200 30 4
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Package type Package Pin no.
10203040p.dip
c.dip 10 20 30 40
The names of gate arrays should only be edited by the knowledge engineer
since they must agree with the legal values of the attribute goal in the
internal knowledge base. The gate count represents the total number of
equivalent two-input gates that the corresponding gate array processes. The
no. signal port represents the total number of signal ports that a gate array
has. The no. power port represents the number of power ports on a gate array.
The options under package type are the same as those expressed in the legal
values slots of the attribute package in the internal knowledge base. The
package pin number represents the pin number on those packages which the
gate array fits.
4.2.4 Relationship of vendor, series and chip
This file contains the name of each vendor, the name of each series and the
name of each chip which has been described in the previous file. The content
of this file is identical to that in the value hierarchy tree. And the purpose of
building this file will be discussed in next chapter.
4.3 Conclusion
Most of technical and electrical specifications mentioned in chapter 3
form the frame of the factual knowledge in the prototype system, i.e. the
attributes defined in the internal knowledge base. The product knowledge of
each vendor is formatted as factual knowledge in the external knowledge base.
The internal knowledge base contains only the frames of factual knowledge
expressed as attribute values which vary from one user to another. During a
consultation, any value is made either by a user or by external functions which
4An integrated software package for gate array selection
search factual knowledge in the external knowledge base. All the external
functions which search for information in the external knowledge base to make
any judgment will be presented in next chapter.
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5. Judgmental knowledge
Judgmental knowledge is used to assign certainty factor to the values of an
attribute during inference. Before a consultation starts, each value has zero
certainty factor. If an attribute has been concluded, the certainty factors of its
values may be changed. It is the dynamic data base which contains all the
values and the corresponding certainty factors. Updating the certainty factor of
any value is actually updating the certainty factor in the dynamic data base.
The two means to deliver judgment are rules and conclusion functions. Rules
are written in S1 format whereas the conclusion functions in C language. The
judgmental knowledge will be explained in the following subsections.
5.1 Rules
Only six rules are implemented. They are used to conclude values for the
attribute level. They are shown as follows:
DEFINE RULE 001
APPLIED.TO g:gatearray








PREMISE prelevel[g] is (logic. design. and test.vector)
CONCLUS ION level [g] =2
DEFINE RULE 004
APPLIED.TO g: gatearray
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PREMISE prelevel[g] is {layout)
CONCLUSION level[g]=5
The format is self-explanatory. The premise slot contains the condition to
be tested, while the conclusion slot contains the result if the test in the
premise slot succeeds. For example, rule 001 states that if the value of
prelevel[g] is {nothing. but. idea. only} then the value of level[g] is 0. In rule 004
and rule 005, the logical function and implies that two statements must be
satisfied before a conclusion can be made.
5.2 External functions
Similar to S I rules, the external conclusion functions are used to conclude
values for attributes. As the linking program between S l and the external
functions are written in C language, external functions are written in C
language too. Actually, any programming languages can be used to write these
functions. C language is chosen because a consistent language reduces the risk
of getting any bugs in exchanging data between two programs.
These functions can be classified into two sets according to their purposes.
The first set is used to conclude values for attribute goal while the second set
is used to conclude values for attribute no.of.pin.
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5.2.1 Functions that related to conclude value for attribute goal
The 11 functions in this set can be further divided into three groups.
Functions in group 1 are used to conclude values in the first layer of the value
hierarchy tree of the attribute goal and then use factual knowledge in the
technical specification of the vendor file in the external knowledge base to
back up its judgment. The purpose of those functions in group 2 and group 3
corresponds to inference in the second and third layers respectively of the same
value hierarchy tree and they use the electrical specification of the series file
and the electrical specification of the chip file in the external knowledge
base to back up its judgment.
Due to the deficiency of S 1 in propagating positive certainty factor down
the hierarchy tree, a function is written to assign certainty factor to all
offspring nodes of a parent node which is previously concluded. This process
relies on the file relation of vendor, series and chip.
5.2.1.1 Group one
The five functions belonging to this group are foundl, found2, found3,
found4 and founds. Any reference made to the file in external knowledge base
is concerned with the technical specifications of the vendor file.
The argument passed from S 1 to foundl is the value of the attribute
complex which should be concluded by a user. Then foundl opens the file in
the external knowledge base to check which vendor does support level 0 and
complex design. If the result is positive, the corresponding vendor will be
assigned a certainty factor of +0.1. If the result is negative, the respective
vendor will be assigned a certainty factor of -1. After all the vendors have
been checked, the results will be. returned to S 1 in the form of value-cf-set for
the attribute goal.
The argument passed from S 1 to found2 is an integer 1, 2, or 3, which is the
value of the attribute level. Found2 opens the file in the external knowledge
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base again and checks if there are any vendors who support that level. Again, if
the answer is positive, a +0.1 certainty will be given to the respective vendor,
otherwise -1 will be assigned. Finally, after all the vendors have been checked,
the value-cf-set of the attribute goal will be sent back to S l.
Two arguments are passed from S 1 to found3. One is either integer 4 or 5,
which is the value of the attribute level. The other is the value-cf-set of the
attribute facilities. Found3 opens the file in the external knowledge base and
checks which vendor does support the required level. And then it checks if the
facilities of the user do match with those of a vendor. Say, if a user requests
library support on Mentor Graphics and Orcad, and a vendor happens to
satisfied this requirement, then a certainty factor of +0.1 will be assigned to
that vendor. On the other hand, a certainty factor of -1 will be assigned to a
mismatch. After all the vendors have been checked, the value-cf-set of the
attribute goal will be sent back to S l.
The argument passed from S 1 to found4 is the value of the attribute
prototype. The value is an integer, which corresponds to the expected
prototyping time requested by a user. As the prototyping time specified by each
vendor varies, each vendor will be assigned a different certainty factor. Found4
opens the file in the external knowledge base and checks the prototyping time
of each vendor. Certainty factor will be assigned based on the graph shown in
Fig. 5-1. The vertical axis is the certainty factor. The horizontal axis is the
ratio of the expected prototyping time required by the user over the prototyping
time specified by the vendor.










Figure 5-1 C.F. against prototyping time
Certainty factor assignment can be divided into three categories. First,
expected prototyping time is less than the prototyping time of a vendor. Second,
expected prototyping time is higher than the prototyping time of a vendor but
less than twice of the prototyping time of a vendor. Third, expected prototyping
time is higher than twice of the prototyping time of a vendor. In the first
category, a vendor will be assigned a certainty factor of -1. In the second
category, a vendor will be assigned a certainty factor of +0.1. In the third
category, a vendor will be assigned a certainty factor of +0.15. After each
vendor has been assigned a certainty factor, found4 returns the value-cf-set of
the attribute goal to S 1.
The argument passed from S 1 to founds is the value of the attribute price
concluded by a user. A similar graph of that using by function Found4 is
adopted.
Similarly, 3 categories are assumed. First, expected price is less than that
offered by a vendor. Second, expected price is higher than that being offered by
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a vendor but not more than twice of expected price. Third, expected price is
higher than twice of that being offered by a vendor. In the first category, a
vendor will be assigned a certainty factor of -1. In the second category, a
vendor will be assigned a certainty vendor of 0.1. In the last category, a vendor
will be assigned a certainty factor of 0.15. After each vendor has been checked,
the value-cf-set of the attribute goal is passed from founds back to S1.
5.2.1.2 Group two
The four functions belonging to group 2 are one.freq, one.current, one.delay
and one.comp. These four functions are used to assign certainty factors to the
values on the second layer of the attribute goal. Each node on this layer











Figure 5-2 C.F. against expected frequency
The argument passed from S 1 to one.freq is the value of the attribute
max.freq, which corresponds to the maximum frequency required by a user.
The certainty factor assignment is based on the graph shown in Fig. 5-2. The
vertical axis is the certainty factor. The horizontal axis is the ratio of the
operating frequency requested by a user over that of the series. The curve
5An integrated software package for gate array selection
rises linearly from the origin, and reaches the maximum when the operating
frequency requested by a user equals to 80% of the operating frequency of a
series. In the other word, the nearer the operating frequency required to the 80%
point, the higher the certainty factor will be returned. Of course, a series can
handle operating frequency up to its specified maximum value. It is, however,
expressed by all interviewed experts that a safety margin of about 20% is
necessary to allow for unexpected deviation in device performance and
inaccurate performance estimation. To reflect this engineering practice in the
assignment curve, the assigned certainty factor to user required operating
frequency, which is over 80% of the specified value of a series, is made to drop
linearly to the 100% point. Thereafter, a certainty factor of -1 will be assigned.
After each series is assigned a certainty factor, then one.freq returns the
value-cf-set of the attribute goal to Si.
The argument passed from S1 to one.current is the value of the attribute
max. current, which is the maximum current requested by a user. One.current
adopts a similar graph as that of one.freq. After each series has been evaluated,
the value-cf-set of the attribute goal will be sent back to S1.
The argument passed from S1 to one.delay is the value of attribute delay,
which is the expected delay for an equivalent two-input gate. The certainty
factor assignment will be based on the graph shown in Fig. 5-3.







delay of a series2F1
-1
Figure 5-3 Certainty factor against delay
The graph is divided into three region. First, delay requested is less than
that of the series. Second, delay requested is greater than that of the series but
not more than twice of that value. Third, delay requested is greater than twice
of that of the series. In the first region, the series will be assigned a certainty
factor of -1, since a series should not be selected if its delay parameter is
longer than that of the required one. In the second region, a series will be
assigned a certainty factor, which rises linearly to the maximum at the point
where delay requested is twice of that of a series. In the third region, the curve
levels off from the same point. The break point between the second and third
region is arbitrary fixed. Anyhow, the shape of the curve reflects when an
expert will do in practice.
The argument passed f r o m S 1 to one.comp is the value-cf-set of the
attribute comp. The attribute comp is a multivalued attribute. Thus, the
value-cf-set may contain more than one value. One.comp checks if the series
does support the requested compatibility requirement. If so, a certainty factor of
+0.1 will be assigned. Otherwise a certainty factor of -1 will be assigned. After
all the series have been checked, a value-cf-set of the attribute goal will be
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sent to S 1.
5.2.1.3 Group three
In group 3, there are 2 functions, namely fun3.1 and fun3.2. They are used to
conclude the values on the third layer of the value hierarchy tree of the
attribute goal. Any reference made to the file in the external knowledge base
is concerned with the file electrical specification of the chips.
The argument that passed from S 1 to fun3.1 is the value of the attribute
no.of.gate, which represents the number of gates required by a user. Fun3.1
opens electrical specification of the chips in the external knowledge base to
back up its judgment. The certainty factor assignment is based on the graph








Figure 5-4 C.F. against no. of gate
If the number of gates required is more than that available on a particular
gate array, a -1 certainty factor will be assigned, since it is impossible to use
that gate array because of insufficient gates available. There is a linear
relation between certainty factor and gate utilization. As it is unlikely that
5An integrated software package for gate array selection
gate utilization can be over 80%, the certainty factor drops after passing the
80% utilization point. Of course, it is not absolutely impossible to have gate
utilization over 80%. Therefore the curve does not fall sharply but drops
linearly to the 100% point.
Some experts may consider that the optimum at 80% utilization is too
pessimistic. Our expert system however provides a mean to change this value.
Actually, when this function is called, a file in the external knowledge base is
searching to find this optimum point which is now set at 80%. Either the user
or the expert can change this value before a consultation begins. This
flexibility is limited to the function fun3.1 in the prototype version of our
expert system. The same mechanism can be applied to other functions to
modify the shape of the certainty factor assignment curves, so that the
inference accuracy can be turned.
The arguments passes from S 1 to fun3.2 are two variables. One is the value
of the attribute package, which represents the package requested by a user.
The other one is the value of the attribute no.of.I/O, which represents the
number of signal ports requested by a user.
The function fun3.2 opens a file in the external knowledge base. Firstly, it
checks if the number of input and output ports requested is less than or equal to
that on a array. If not, a -1 certainty factor will be assigned. The total number
of ports needed will be the number of signal ports in a design plus the power
pins of the array considered. Then, fun3.2 checks if the package type requested
is available. If not, a -1 certainty factor will be assigned. Finally, fun3.2
checks if the maximum pin number of the specificed package is greater or
equal to the total number of ports. If not, a certainty factor of -1 will be
assigned to that array. If the three consideration are satisfied, a certainty factor
of +0.1 will be assigned to that array. The assignment will be finished until all
the values (gate arrays) of the third layer of the value hierarchy tree have been
evaluated. A value-cf-set of the attribute goal will then be sent back to S I.
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Certainty factor of the values on each layer will be updated once the
value-cf-set is returned from consulting the judgmental knowledge. If a node is
found to have certainty factor of -1, the offsprings from this node will be given
the same certainty factor and is effect are removed from further inference.
5.2.2 Function to conclude attribute no.of.pin
Only one function fun4.1 is used to conclude the attribute no.of.pin, which
represents the number of pins in a proposed package type that accomodate the
array.
The arguments passed from S 1 to the function fun4.1 are three variables.
One is the value of the attribute pack. The other two are the value of the
attribute no.of.I/O and the value-cf-set of the attribute goal concluded by
the system.
Initially, the value-cf-set of the attribute goal will be considered. A
subroutine will be called to select the array with the highest certainty factor
among the value-cf-set of the attribute goal. However, if the highest
certainty factor found is less than +0.2 which is treated as unknown in S1 the
system will be acknowledged that the search for the number of pin will be
stopped.
The function fun4.1 opens the file characteristic of the chip's available in
the external knowledge base to back up its judgment. The function fun4.1
compares the name of the array in each block in the file with the array found to
have the highest certainty factor. Once a match is found the corresponding
block will be selected. The function fun4.1 looks for the preferred package type
in this block. The final procedure is to select a specific package with the right
amount of pins which depends on. the total number of ports required. The total
number of ports required will be the value of the attribute no.of.I/O plus the
number of power ports of the corresponding array specified in the selected
block in the file. Normally, a package type has a number of pin sizes. If more
than one pin size will hold a selected gate array, the one, which has a pin size
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nearest to but also equal or higher than the required pin number, will be
selected. Correspondingly, a certainty factor of +1 will be assigned to this pin
size and they are returned to S 1 as the value-cf-set of the attribute no.of.pin.
5.3 Conclusion
Rules and external functions form the core of judgmental knowledge which
plays the decision making part in the system. In our system, only 6 rules are
adopted, the advantage of rules is self-explanatory and easy to implement.
Unlike rules, external functions are comparatively hard to implement and
understand. However, external functions provides a mean for the system to
communicate with the external knowledge bases which can be laid by users or
experts. Moreover in typical expert system, the certainty factor assignment
composed of step-like functions only, i.e. when a user enter certain range of
data, same certainty factor will be assigned to a value. It is difficult to
implement ramp-like assignment function by rules. It is the external function
which solves this problem.
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CHAPTER 6 THE PREPROCESSOR
The preprocessor is a user interface which extracts specific circuit
information from user's schematic. Constrained by our limited facilities, circuit
schematic will be prepared using Mentor Graphics's Neted. A netlist in
Electronic Design Interchange Format (EDIF) will then be generated by the
EDIFnet program again from Mentor Graphics. Circuit information, namely,
the number of input and output ports, the number of equivalent two-input gates
and the minimum delay per gate will be extracted accordingly by the
preprocessor. The preprocessor firstly turns the netlist into a connection matrix.
Then critical path of the circuit concerned is identified by a critical path
routine. Finally, all information extracted will be stored in the external
knowledge base. In this chapter, a brief introduction to EDIF will be presented
and how the connection matrix generator and the critical path routine work
will be explained.
6.1 Introduction to EDIF
As the number of vendors and CAD companies increases, the need for a
standard format for exchange of information becomes necessary. Over the past
decade, many formats and hardware description languages exist [16, 17].
However, they are restricted by various deficiencies, like narrow focus and
proprietary constraints, and are therefore difficult to implement and to extend.
In November 1983, EDIF was created to tackle these deficiencies. The version
2.00 which was released in May 1987 is generated by the EDIFnet program.
The EDIF employs Lisp like syntax. A description in EDIF is highly
structured. A typical file is shown in Fig. 6-1.







Figure 6-1 The structure of EDIF
A file can hold more than one library whereas a library can hold
information about cells and a technology block.
The technology block is used to specify a variety of information such as
different units of measurement, graphical information for the library and
technology rules.
Cells are the main components of the entire circuit. The entire circuit can
be treated as a cell and it in turn contains a number of different small cells.
Individual small cell by itself can be made up by other smaller cells. The basic
rule in EDIF is Define-before-use i.e. any instanced cells must be defined
before they are used. Hence, the smaller cells must be defined before the
bigger one does. The last cell described will constitute the entire circuit.
There are a number of views of a cell, where each view holds a particular
set of information. Examples of EDIF views are the netlist view, the schematic
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view and the graphics view etc.. The netlist view will define the properties of
cells, i.e. the rise time, the fall time and the direction of ports. In addition, it
defines the connection between cells. The schematic view contains both
connectivity and associated diagrammatic information such as length of nets.
The graphic view contains graphical information of cells such as shape of a
cell symbol. The EDIFnet program will generate a netlist view which already
contains sufficient information for the connection matrix generator to work on.
6.2 The connection matrix generator
The connection matrix generator will transform the EDIF netlist into a
connection matrix, and at the same time, it compiles the number of signal pads
and the number of equivalent two-input gates in a circuit.
A schematic is shown in Fig. 6-2 and the corresponding netlist is shown
below. The generator will be described with frequent reference to this example.
(edit edifname(edifVersion 2 0 0)(edifLevel 0)(keywordMap(keywordLevel 0))
(status(written(timestamp 1989 4 25 14 53 36)(author Mentor Graphics
Corporation )(program EDIFNET V6.0_1.13 Wednesday, July 29, 1987 9:26:17
am (PDT))))
(library libraryname(edifLevel 0)
(technology(numberDefinition(scale 1 (e 100 -9)(unit time))))
(cell or2(cellType generic)(view v(viewType netlist)(interface(port OUT
(direction output))(port I1(direction input))(port IO(direction input)))
))
(cell and2(cellType generic)(view v(viewType nedis t) (interface (port OUT
(direction output))(port Ii (direction input))(port I0(direction input)))
))
(cell file1(cellType generic)(view v(viewType netlist)(interface(port OUT -1
(direction output))(port IN_4(direction input))(port IN_3(direction input))(port
IN_2(direction input))(port IN_i (direction input)))
(contents
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Firstly, the generator will identify what kind of cells appears in the
schematic. In Fig. 6-2, a or2 cell and a and2 cell can be identified. Then,
the generator will compile the name and the direction of all ports associated
with each cell. For example, the or2 cell has two input ports I1 and I0,
and one output port, OUT. These information will temporary be stored in
memories.
The name of the circuit is filet which is naturally the last cell to be
declared. It has 4 inputs, "IN 1", "IN 2", "IN 3" and "IN 4", and one output,
OUT-l. It contains three cell instances, I9, 12 and I1.
"19" is in fact an instance of the cell or2. This instance has two input
ports I1 and IO, and one output port OUT. Each port contains two
properties which are the rise time and the fall time. In this instance, only the
output port has these two properties. In general, an input port can hold these
two properties as well. The rise time and the fall time of the port OUT are
set to 200* 10 -2 ns and 300* 10 -2 ns respectively. I2 and I1 are instances
of the cell and2. Again only the output port contains the delay parameters.
The output port of the instance I2 has the rise time and the fall time set to
500* 10 -2 ns and 600* 10- 2 ns respectively. Similarly, the output port of the
instance I1 has the rise time and the fall time set to 350* 10 -2 ns and 500* 10
-2 ns respectively.
In order to generate a unique identification of each port, the cell instance
name will be annexed to the corresponding port names. For example, the names
of input ports I1 and 10 of the instance I9 are changed to I9.I1 and
19.10 respectively. Since no two cell instance names are the same, the
changed port names will be unique. Each changed port name will also be given
an integer node number.
To calculate the number of equivalent 2-input gates in a circuit, the
generator will rely on a file in the external knowledge base. This file contains
a list of basic cells. Against each cell entry is the corresponding number of
equivalent gates and the number of equivalent gate delays. These two
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(instance I9(viewRef v(cellRef or2))(property model (string OR)) (portIn stance
I0)(portlnstance Il)(portlnstance OUT(property risetime (number (e 200 -2))
(unit time))(property falltime (number (e 300 -2))(unit time))(property drive
(string SSS))))
(instance 12(viewRef v(cellRef and2))(property model (string AND))
(portlnstance I0)(portlnstance I1)(portlnstance OUT(property risetime (number (e
500 -2))(unit time))(property falltime (number (e 600 -2))(unit time))
(property drive (string SSS))))
(instance I1(viewRef v(cellRef and2))(property model (string AND))
(portInstance I0)(portlnstance I1)(portlnstance OUT(property risetime (number (e
350 -2))(unit time))(property falltime (number (e 500 -2))(unit time))
(property drive (string SSS))))
(net IN 1(joined(portRef IN_1)(portRef I0(instanceRef I1))))
(net IN_2(joined(portRef IN_2)(portRef I1(instanceRef I l))))
(net IN_3(joined(portRef IN_3)(portRef I0(instanceRef 19))))
(net IN_4(joined(portRef IN_4)(portRef I1(instanceRef 19))))
(net N1(joined(portRef OUT(instanceRef I1))(portRef I0(instanceRef 12))))
(net N7(joined(portRef I1(instanceRef 12))(portRef OUT(instanceRef 19))))









Figure 6-2 The schematic draw by neted
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parameters are normalized values to measure the size and the performance of a
cell respectively. The following is an extract from that file.




By matching the instanced cell against the cell names in the first column,
the number of equivalent gates can be found. The total number of equivalent
two-input gate in a circuit can be obtained by adding these numbers together.
Finally, the generator will transform the netlist into a matrix. The
schematic can be viewed as a weighted digraph. Each port represents a node in
the digraph. The weight of each arc will either be the rise time or the fall
time whichever is higher. The critical path routine finds a path which has the
longest delay in the circuit.
If there are n ports in the circuit, a n*n matrix will be generated. The
unique integers assigned to the ports will form the row and column numbers of
the matrix. Connectivity information is represented by the matrix entries and
the direction information is implicit with row numbers being the starting points
and the column numbers being the end points. Each element Cij in the matrix,
where i is the row number and j is the column number, represents the weight
(rise time or fall time) from the ith port to the jth port. If the two ports have no
connection, a -1 will be assigned to this element. The generator will generate
the matrix shown in Fig. 6-3 for the given example.
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2 -3
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 0 -1 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 -1 0 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 -1
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0
-1 -1 -1 -1 -1 -1 -1 -1 -1 0 -1 -1 -1 -1
-1 -1 -1 -1 -1 300-1 -1 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 300-1 -1 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
-1 -1 -1 -1- 1 -1 -1 -1 600 -1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 -1 -1 600-1 -1 -1 -1 -1
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 -1 -1 -1
- -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 500 -1 -1
-1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 500 -1 -1
Figure 6-3 The corresponding matrix of Fig. 6-2
6.3 The critical path routine
Dynamic programming [18] is adopted to find the critical path in the
network. The routine consists of three main procedures. The first procedure
assigns cost to each port. Based on the cost of each port, the second procedure
will search for the longest path in a digraph. Finally, the third procedure will
determine the equivalent gate delay required for this circuit.
The digraph example in Fig. 6-4 will be used to discuss how the first
procedure works.
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Node 3 Node 5
Figure 6-4 An example of a digraph
In the digraph, node 4 and node 5 are output ports and node 1 is input port.
The cost assignment procedure starts at output nodes first. All output nodes
will be assigned a zero cost. Since the two nodes that node 2 points at have
already been assigned a cost, node 2 will be assigned a cost as well. As the
purpose of this routine is to find the longest path in a circuit, the cost assigned
to node 2 will be 8 instead of 6. The cost of node 3 is the weight of the arc
from node 3 to node 4, i.e. 7. Node 1 will be the last one to be considered.
Since node 1 points to node 2 and node 3, there are two alternative costs for
node 1. By the previous argument, the cost of node 1 will be 10+ 8. The
respective cost of each node is shown in Fig. 6-5.
The second procedure selects the node which contains the highest cost as
the initial point of the critical path first. In this case, node 1 is selected. The
cost of node 1 is 18 which is the longest delay in the digraph as well. The next
node which will be selected is node 2 since the cost of node 1 is the
summation of the cost of node 2 and the weight of the arc between them. In
turn node 5 is selected. The critical path contains nodes 1, 2 and 5 where node
1 is the initial point and node 5 is the terminal point. For any digraph, a link
list contains all the nodes along the longest path will be generated.
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Node 1Node 2Node 3Node 4Node 5
18 8 7 0 0
Figure 6-5 The respect cost of each node
The third procedure will identify firstly those cells which make up the
longest path found. This can easily be achieved because each port name, which
is identified by the node number has already been annexed with cell instance
name. Secondly, the equivalent gate delay for each of those cells can be
obtained from the same file described in the connection matrix generator
subsection, and finally the total number of equivalent gate delays for the
critical path can be worked out. By dividing the absolute delay time of the
critical path with this total, the required speed performance for an equivalent
2-input gate is obtained. Finally, a file in the external knowledge base will be
opened by this routine to contain all the information extracted.
6.4 Searching for the information extracted by the preprocessor
An external function has been written to search the external knowledge
base to call back the information extracted by the preprocessor. The argument
passed from S1 to the function is an integer. If the integer is 1, the value of the
attribute no.of.I/O will be sent back to S 1 with certainty factor +1 attached.
If the integer is 2, the value of the attribute no.of.gate will be sent back to S I
with certainty factor +1 attached. Finally, the value of the attribute delay and
certainty factor +1 will be sent back to S1 if the argument is 3.
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6.5 Conclusion
The preprocessor which acts as an interface between the expert system and
the user's schematic is presented. The preprocessor provides two vital
technology parameters for selection. One is the required speed performance of
an equivalent gate and the other is the size of the circuit concerned in terms of
equivalent 2-input gate. The procedure to find the former parameter involves
searching for a citical path which is solved by dynamic programming.
With reference to the circuit in Fig. 6-2, the program processes the circuit
in a cpu time of 2 seconds in VAX 8200 machine. The computing time
increases linearly in proportion to the number of ports in the circuit.
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CHAPTER 7 STRATEGIC KNOWLEDGE
7.1 Introduction
Our knowledge base is built up by factual knowledge, judgmental
knowledge and strategic knowledge. In this chapter, the strategic knowledge
will be discussed. In chapter 3, the selection process in practice has been










Figure 7-1 The main procedure of the system
The strategic knowledge consists of two main stages. The first stage
selects the best gate array for a user according to his specification. The second
stage selects the best pin count package for the selected gate array. The
procedures are shown in Fig. 7-1. Each selection stage will be described in
detail in the following sections.
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7.2 Search for the best gate array
In the first stage, the goal is to select an appropriate gate array chip for a
user. As far as our expert system is concerned, it is to determine the value of
the attribute goal for a user. The value of the attribute goal is expressed in






Figure 7-2 Value hierarchy of the attribute goal
The inference strategy can be divided into three phases. The first phase is
used to conclude values on the first layer. The second phase and the third phase
are used to conclude values on the second and the third layer respectively. For
any nodes being concluded a value, all offspring nodes will be assigned the
same certainty factor.


















Figure 7-3 The sequence of determination in phase 1
A general view in the first phase is shown in Fig 7-3. In the beginning, the
attribute level is concluded. The determination procedures for the attribute
level are shown in Fig. 7-4. Rules are used to conclude this attribute.
The conclusion of the attribute level is determined by the value of the
attribute prelevel. When the selection process begins, the routine (block X in
Fig. 7-4) to determine the value of the attribute prelevel is executed. The
values 0, 1, 2 and 5 of the attribute level can be directly concluded from the
value of the attribute prelevel. However, the values 3 and 4 of the attribute
level will be concluded if the value of the attribute prelevel is
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simulated. circuit and the attribute simulated.at which is determined in
block Y is known.
Start
Prelevel is nothing.but.idea.onl Prelevel Is unknown
Prelevel 1s leyout
Block X
level 1s 0 prelevel is
logic.design slmuIoted. clrcul t
Pf elevel is
Block Ylogic.de8ign.




level 18 3 level is 4
level is 5
S top
Figure 7-4 Determination procedures of the attribute level
After the attribute level has been concluded, the selection procedures
proceeds to block A in Fig. 7-3 if the value of the attribute level is known.
Otherwise, the preselection process goes to determine the attribute prototype.
The detailed determination procedures in block A are shown in Fig. 7-5.
The ultimate aim in block A is to conclude the attribute goal. The flow of
action in block A is determined by the value of the attribute level.
With referenced to Fig. 7-5, if the value of the attribute level is 0, then
the attribute complex will be determined. If this attribute is successfully
concluded the value of attribute goal will be concluded by the function
foundl using the value of attribute complex and the value of the attribute
level as arguments. If the value of the attribute complex is unknown, the
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search will be moved to the next stage in phase 1.
If the value of the attribute "level" is either 1, 2 or 3, the function "found2"
will be called to conclude the attribute "goal" using the value of the attribute
"level" as an argument.
If the value of the attribute "level" is either 4 or 5, the attribute "facilities"
will be concluded. If this value is not known, the search in block A is ended. If
this value is made known, the attribute "goal" will be concluded by the
function "found3" with two arguments which are the value of the attribute
"level" and the value of the attribute "facilities".
Start0 4 or 5
Determine the Determine the
attribute "complel" ottrlbute "facilities"
1, 2 or 3
known known
Determine theDetermine the Determine the
attribute "goal" attribute "goal" attribute "gool"
by function "foundl"
Stop
Figure 7-5 Block A
After completing block A, the process will be returned the subsequent stage
to the main sequence, where the system will determine the value of the
attribute "prototype". If the value of the attribute "prototype" is not known, the
process moves to conclude the attribute "price". Otherwise, the flow is diverted
to block B.
by function "found2" by function "found3"
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Again, the selection procedures in block B are aiming at concluding values
for the attribute goal. In block B. the attribute goal will be determined by
the function found4 and the argument used is the value of the attribute
prototype. The function will return a value-cf-set of the attribute goal. This
new value-cf-set will update the previously determined one in the dynamic
data base. The cumulative certainty factor of each value is calculated by the
eqn. (2-1), (2-2) or (2-3) in chapter 2. As a result, each value will be assigned
a new cumulative certainty factor. Once, block B finished, the process returns
to the main sequence.
If the value of the attribute price is unknown, phase 1 will terminate.
Otherwise, block C is swung into action where values on the first layer in the
value hierarchy are determined. In block C, the attribute goal will be
concluded by the function founds using the value of the attribute prize as
an argument. The function will return a value-cf-set, in turn the cumulative
certainty factors in the dynamic data base will be updated. Finally, phase 1
will terminate when block C ends.





















Figure 7-6 The sequence of determination in phase 2
The sequence of determining values in the second phase is shown in Fig.
7-6. Initially, the attribute "max.freq" will be determined. If the attribute is
unknown, the attribute "max.current" will be determined. Otherwise, the flow of
action is diverted to block D, whose aim is to conclude the value of the
attribute "goal".
In block D, the value of the attribute "goal" will be determined by the
function "one.freq". The argument required will be the value of the attribute
"max.freq". A value-cf-set will be returned from block D to the dynamic data
base where the old data will be updated.
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The attribute max.current will then be considered. Again, if the value is
made known, the flow is diverted to block E. In block E, the attribute goal
will be concluded by the function one.current. A value-cf-set will be returned
and the value-cf-set of the attribute goal in the dynamic data base will be
updated.
The attribute one.delay will be considered. As indicated in Fig. 7-6, if
the value concluded by a user is unknown, block G will be brought into
action where the function spec 1 will search a file in the external knowledge
base to conclude the value of the attribute one.delay. Once this is
completed, the flow is diverted to block F where the attribute goal will be
concluded by the function one.delay using the value of the attribute
one.delay as an argument. Block F will return a value-cf-set which
eventually updates the dynamic data base.
Finally, the attribute comb will be considered. If the value is not known,
then phase 2 will end. Otherwise, the control will pass to block H where the
attribute goal will be concluded by the function one.comb. The argument
used is the value-cf-set of the attribute comb. A value-cf-set will -be-
returned which updates the old data in the dynamic data base.
7.2.3 Phase 3
Phase 3 is the last one to be considered. The sequence of search in phase 3
is shown in Fig. 7-7. In the beginning, the attribute no.of.gate will be
considered. If the value concluded by a user is unknown, the control will pass
to block I where the function sped will open a file in the external
knowledge base to conclude the value of the attribute no.of.gate.
Once a value is concluded in block I, the control will pass to block J. In
block J, the function fun3.1 which will conclude the value of the attribute
goal takes the value of the attribute no.of.gate as an argument. Hence a
value-cf-set will be passed back to the system. The value-cf-set in the
dynamic data base will be updated.
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Then, the attribute "pack" will be considered. If the attribute concluded by
a user is "unknown", phase 3 will terminate. Otherwise, the attribute "no.of.I/O"
will be considered. If a user concludes the value as "unknown", the control will
pass to block k where the function "specl" will open a file in the external
knowledge base to conclude the value.
As the values of the attributes "pack" and "no.of.I/O" are made known, the
attribute "goal" will be concluded by the function "fun3.2" which takes the
values of the attributes "pack" and "no.of I/O" as arguments in block L. Lastly,
a value-cf-set will be sent back to the system, hence the data in the dynamic













Figure 7-7 The sequence of determination in phase 3
Each ,value in the value hierarchy tree contains a cumulative certainty
factor. The highest certainty factor among the offspring nodes on the same
level of the hierarchy will be used to adjust the certainty factor in their parent
node provided the parent has a positive certainty factor. This is upward
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propagation of certainty factor. If the certainty factor of the parent node is
negative, certainty factor will propagate downward to its offspring nodes. The
adjustment will be started at the bottom layer and moved upward in one pass.
Propagation of certainty factor is a built in property of S 1. In our case, upward
propagation of certainty factor is not significant since our goal is to search for
the best gate array which located at the bottom layer of the value hierarchy
tree.
7.3 Search of the best pin count package
If the best value of the attribute goal is formed, the system will search
for a particular package type to hold the corresponding gate array. The function
fun4.1 will be called which uses three arguments are, namely, the value of
the attribute goal, the value of the attribute pack and the value of the
attribute no.of.I/O. The function will search the file electrical specification
of the chips in the external knowledge base to select the most appropriate pin
count. The function will return a value-cf-set. The value is an integer which
represents the best pin count.
7.4 Conclusion
The strategic knowledge which describes the flow of control of the system
is presented. The strategic knowledge intentionally allows the system to be
data driven i.e. the user's response drives the direction to conclude the
attributes. As a result, unused attributes will not be considered during
consultation so that computing time is shortened.
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CHAPTER 8 FUTURE WORK AND DISCUSSION
8.1 Tuning the system
For any expert system, a question often arises that: if the system does not
generate a correct answer, what can be done? In the other word, how the
system can be tuned so that wrong conclusion will not be made.
Fu [19] has suggested that the neural heuristics can be applied to solve
these problems in rule-based systems. The algorithm to tune his system is the
Delta rule [20]. Delta rule which states that the amount of learning is
proportional to the difference between the actual result and, the target result
provided by a teacher (expert). Initially, target should be given by an expert.
Tuning the system is actually to adjust the system so that it can perform like a
real expert. One can treat the turning processing as teaching so that the system
can learn the way the expert acts. In our case, Delta rule is adopted to









Figure 8-1 A typical configuration in our system
In Fig. 8-1, a typical configuration of how the values of two attributes
conclude another attribute is shown. Node 1 represents the transfer function
associated with a particular attribute whereas node 2 represents another transfer
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function for another attribute. The transfer functions corresponding to nodes 1
and 2 are simliar in shape as shown in Fig. 8-2. They are different in the width





Figure 8-2 A transfer function
When input 1 is entered as the value of the attribute 1, a respective
certainty factor X1 is obtained by the transfer function. Certainty factor X2 is
obtained by entering input 2 as the value of the attribute 2. Node 3 processes
these two certainty factors to obtain the result Y, where
Y= X1+ X2 -X1*X2 (8-1)
This equation is identical to eqn. 2-1. The learning process( the
adjustment for node 1 to node 3) adopted is the Delta rule [20] which can be
expressed as follows:
(8-2)AX1 =K(target- Y)/( aY/DX1)
AX 1 stands for the adjustment for node 1 to node 3.
K stands for the learning rate.
Target is the certainty factor set by the expert.
( ay/ aX1) is the derivative of Y with respect to X1.
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Similarly, we have the adjustment for node 2 to node 3 defined in eqn. 8-3.
AX2=K(target- Y)/(aY/aX2) (8-3)
Partial derivates of eqn. (8-1) with respect to X1 and X2 are shown in eqn. 8-4
and eqn. 8-5 respectively.
(aY/ax1)=1-X2 (8-4)
(aY/aX2)=1-Xl (8-5)
Hence, X1 and X2 can be expressed as
X1=K(target- Y)/(1- X2) (8-6)







Figure 8-3 A typical transfer function
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The software package ProMatlab is used to demonstrate the learning
process. Initially, a function is built to describe the transfer function shown in
Fig. 8-3. Six variables are needed, -which are the gradient of line E and line F
and the coordinates of points A, B, C and D, to describe the transfer function.
Only the gradients of the two lines E and F are being adjusted during learning
process. For a constant input, the certainty factor obtained will be changed as
the two gradients vary. The learning process will be stopped once the
cumulative certainty factor output Y obtained satisfies the requirement that Y
is close or higher than the target. In this example, the learning process will be
terminated when the output Y is higher than the target which is set to 0.8. The
range of certainty factor between 0.8 and 1 does indicate a high certainty of
success.
Eqn. 8-6 and eqn. 8-7 are modified to reduce the number of iteration
Eqn. 8-6 is modified to
X1= K* sign (target- Y)/ (1- X2) (8-8)
and Eqn. 8-7 is modified to
X2= K* sign (target- Y)/ (1- X1) (8-9)
where the function sign() stands for the sign of the value inside the blanket.
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Figure 8-4 Certainty factor against input
Consider Fig. 8-4, if the input 1 lies under the region of slope E, a X1 will
be obtained corresponding. The error eX1 which propagates for node 3 to node 1
is obtained by eqn. 8-8.
The change of slope is equal to X1/ ip(1)
where ip(1) stands for the value of input 1.
New Slope E = initial slope E + change of slope
= initial slope E+ AX1/ ip(1)
New Slone F= 1/ (1/ New Slope E- (Distance between point A and B))
The program requires four arguments which are: the input 1, input 2, the
learning rate and the target. In this program, the adaptation (learning process)
will be stopped once the result is higher than the target.
X1
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The input 1 entered is 350 and the input 2 entered is 3500. The target is set
to +0.8. The learning rate is set to 0.01. After 17 iterations, the adaptation
stops, as the value of Y passes +8.0. The value of Y against the number of
iterations is shown in Fig. 8-5. The value of Y increases as the number of
iterations increases. The increase in certainty factor Y is no more than 0.25 in
each iteration so that the certainty factor Y does not pass too far away from 0.8
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No. of Iterations
Figure 8-5 The value of Y against the number of iterations
In Fig. 8-6 and Fig. 8-7, the graphs show how the transfer function of
attribute 1 and attribute 2 adapts to the output after the third, the seventh, the
twelfth and the seventeenth iteration respectively.
CettaintyFactor
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Figure 8-7 The adaptation of the transfer function of attribute 2
For any parent node i which points to one of its offspring nodes (say the
jth one ), there will be an error Xij propagating backward from the jth
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where j= 1 to maximum number of offspring nodes.
In general, for any nodes in the network, the eXij term is expressed in eqn.
8-11.
Xij stands for the adjustment for node i to node j.
K stands for the learning rate.
Error term stands for the value at that node.
is the derivative of Yj with respect to Xi.
In particular, for any nodes points to the last layer, the Xij term is
expressed in eqn. 8-12.
Xij stands for the adjustment for node i to node j.
K stands for the learning rate.
Target(j) is the certainty factor of the jth offspring nodes set by the expert.
is the derivative of Yj with respect to Xi.
A program written in ProMatlab has demonstrated how the desirable
output is obtained through adaptation. It is suggested that the expert system
developed in this project can be fine tuned with this method.
Initially, specifications of a user should be collected. For a number of gate
arrays, an expert is asked to select the best one to suit the user's specification.
If the expert system developed can select the same gate array, the expert
system acts like a real expert. The selected gate array would be treated as the
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attribute will be treated as a node in a network. The structure of the network
depends on the strategic knowledge since the strategic knowledge controls the
inference activity during a consultation. All transfer functions should be
programmed to be adjusted. Each transfer function should be adjusted to adapt
the desired output by the method mentioned in this section. It is expected that
our system can be tuned to act like a real expert.
8.2 Detection of error in the external knowledge base
The external knowledge base consists of several text files which contain
the information of vendors and gate arrays. As users and experts have the right
to edit the external knowledge base, errors may exist. Some functions should be
added to the system to detect those errors.
Firstly, all values in the data base should be prompted to the user before
consultation, so that user can check if the data is valid or not. Secondly, some
functions should be programmed to check unrealistic data in the external
knowledge base. For example, if the price per gate is 1000 dollar, the
unrealistic data should be detected and prompted to the user.
8.3 Evaluation of Si
Although the reason of using S1 is that it is the only expert system shell
available when the project begins, S1 has a number of merits to build an expert
system. One of the advantages of S1 is that it can check if the knowledge base
file is consistent. Moreover, if the inference path forms a closed loop, S 1 can
detect the loop and stop the consultation. In addition, S 1 does provide an
explanation to user during consultation. Furthermore, Si provides a utility to
communicate with external functions.
These utilities help a knowledge engineer to build up an expert system. It
is expected that any expert system shells which have the same capabilities can
be employed. One can build an expert system by symbolic language like Prolog
or Lisp. However, the development time will be much longer. Besides, it is not
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worthwhile to do so as our aim is not to build an expert system shell.
8.4 Differences between expert system and traditional program
In traditional programming, a program is constructed by data and
algorithms. In expert system, the archicture consists of inference engine and
knowledge base. The aim of building system is to implement the knowledge of
an expert into a system. The knowledge is then passed back from the system to
user upon inquiry.
The major difference between an expert system and a traditional program is
that the former employs a data driven mechanism while the latter employs a
procedure driven mechanism. In data driven mechanism, the path, which the
system will follow to make a conclusion, is governed by the data entered. A
procedure driven program will follow the intended order of instruction one by
one to process the data.
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CHAPTER 9 CONCLUSION
Gate array is gaining popularity in the Hong Kong market because of its
comparatively short turnaround time and low price among other ASIC products.
However, a fresh user find it time consuming to learn about all the gate array
available in the market, thus the development time is prolonged.
An expert system which allows users to select a gate array has been
developed using the software package S1 from Teknowledge Inc. One of the
advantages of using gate arrays is short development time. This system further
reduces the time required to implement an appropriate gate array. It consists of
factual, judgmental and strategic knowledge which are acquired from a
practicing selection procedure commonly adopted by experienced users to
select a gate array. In a typical consultation session, the system collects the
specification of a user and bases on the expert knowledge collected to make a
decision
The external knowledge base contains the information of 3 vendors and 27
gate arrays. The consultation time taken is less than three minutes and a
decision can be made immediately.
Unlike other typical expert systems, part of the factual knowledge is
constructed outside the core of S1 so that the external knowledge base can be
accessed and updated by a user or an expert without disturbing the core. The
advantage is that either the user or the expert needs no knowledge about S1 or
even expert system.
In a rule based system, certainty factor assignment will normally base on
step functions. Although many objects in real life should be characterized more
appropriately by a ramp function. It is inefficient to implement these functions
by rules in the standard if-then format. In our system, this is overcome by
having external transfer function written in C language. An added flexibility is
that it is possible to modify the transfer functions before a consultation.
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In order to make the system really usable, more attributes should be added
to make the system accurate and more vendors, series and gate array
information should be added to expand the factual knowledge in external
knowledge base. Since the format of the knowledge base file is structural, it is
easy for anyone to further refine the system. Although the system has not been
qualified by an expert, a method has been suggested to tune the system so that
discrepancy can be minimized.
With the help of this system, even an inexperienced gate array user can
find a set of suitable gate arrays for his design within a few minutes of time.
An integrated software package for gate array selection
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THE KNOWLEDGE BASE FILE OF OUR SYSTEM
DEFINE CONTROL.BLOCK GATE
::INVOCATION top.level





**** Welcome to the gate array selection advisor****
new.line()! new.line()! outdent()
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::BODY
begin
if pack[g] known and no.of.I/O[g] known then
begin










seek no.of.gate[g] by asking
if no.of.gate[g] not-known
then








seek no.of.I/O[g] by asking
if no.of.I/O[g] not.known
then








seek delay[g] by asking
if delay[g] not-known
then
seek delay[g] by spec 1(3)














if level[g]=0 and complex[g] known then
seek goal[g] by found 1 (complex [g])
end
else
if level[g]>0 and level[g]<4 then
begin






if facilities [g] known then
begin




if prototype [g] known then
seek goal[g] by found4 (prototype [g])
determine price[g]
if price[g] known then
seek goal[g] by found5(price [g])
invoke display 1(g)
if series[g] known then
begin
determine max.freq[g]
if max.freq[g] known then
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seek goal[g] by one.freq(max.freq[g])
invoke display 1(g)
determine max.current[g]
if max.current[g] known then
seek goal[g] by one.current(max.current[g])
determine delay[g]
if delay[g] known then
seek goal[g] by one.delay(delay[g])
invoke display 1(g)
determine comp[g]
if comp[g] known then
seek goal[g] by one.comp(comp[g])
invoke display 1(g)
determine no.of.gate[g]
if no.of.gate[g] known then
seek goal[g] by fun3.1( no.of.gate[g])
invoke displayl(g)
determine no.of.bondpad[g]
if no.of.I/O[g] known then
determine pack[g]
if pack[g] known and no.of.I/O[g] known then










if goal[g] known then
begin
display After checking some rules, some of the values are concluded
as follows:! new.line()!
indent(! value -trans (goal [91)




! new.line()! new. line()! outdentO
end
else
display I can't sort a suitable array for you! !new.line()
end
END.DEFINE
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if goal [g] known then
begin














::TRANSLATION display pin count of the package
::BODY
begin
if no.of.pin[g] known then
begin
display The desired pin count is as follow!
new.line()!
indent()! value. trans(no.of.pin[g])
new. lineO! new. line()
end
else





::BLAND.INSTANCE.TRANSLATION the gate array
::CLASS.TRANSLATION A GATE ARRAY
::PLURAL. CLASS -TRANSLATION PROSPECTIVE GATE ARRAY
::FULL.INSTANCE.TRANSLATION GATE ARRAY








"What do you expect to do?":PROMPT
:LEGAL.VALUES { nothing.but.idea.only, logic.design,































::PROMPT "What sort of computer facility(ies) do you get?"
::DETERMINATION.MEANS (query.user)























































"What is the max frequency of your design (MHz)?"







"What is the expected compatiblity of your design?"










::PROMPT "What is the max output current of your design"
(mA)?
::REPROMPT "Please tell me your max current of your design!"















::LEGAL.MEANS {query. user,spec 1}
::PROMPT "What is the expected delay per gate of
your circuit? (in ps)"







::PROMPT "What is the expected number of signal pin of
your gate array?"
















PROMPT What is the expected package?






















































::SUB VALUES {mca 1200ecl,mca600ecl}









::SUB VALUES* { mcaiii}
::TRANSLATION "THE VALUE HIERARCHY OF MCAIII"
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::SUB VALUES { msm71000,msm72000}




SUB VALUES { msm72h000,msm71h000}




SUB V ALUES { msm72hb000,msm71 hb000}




::SUB VALUES {msm72v000,msm71 v000}
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::APPLIED.TO g:gatearray
::PREMISE prelevel[g] is {simulated. circuit}





::PREMISE prelevel[g] is {simulated. circuit}























































::ARGUMENTS a:text, i:integer ,c:value.cf.set
::TYPE value.cf.set
END.DEFINE
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END.DEFINE
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THE GATEWAY BETWEEN Si AND THE EXTERNAL FUNCTIONS
INCLUDE FILES
#include <stdio.h> /* unix standard I/O definitions and declarations*/
#include <time.h> /* unix time library definitions and declarations*/





typedef struct list_stru list /*declaration of the structure list*/
typedef list *pointer

















/*----- THE EXTERNAL FUNCTION AND CONTROL BLOCK MAPPING
FUNCTION-----*/
/*---------------------- function exfnmap-------------------
purpose: tells S.1 what C functions implement external functions and
control blocks
arguments: a String holding the name (in lower-case) of the external
function or control block whose corresponding C function is
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desired these names correspond to the names given the
external functions and control blocks in the S.1 knowledge
base
result: a pointer to the function that implements the external
function or control block specified by fname
comments: all functions that implement external functions and control




if (strcmp(fmae"foundl")= 0) return(foundlc)
else if (strcmp(fname, "found2") 0) return(found2_c)
else if (strcmp(fname, "found3)' 0) return(found3_c)
else if (strcmp(fname, 'found4") 0) return (found4-c)
else if (strcmp(fname, "founds") 0) retum(found5_c)
else if (strcmp(fname, ":sped")== 0) return(spec l_c)
else if (strcmp(fname, "one.freq")== 0) return(one_freq_c)
else if (strcmp(fname, "one.current")== 0) return(one_current_c)
else if (strcmp(fname, "one.delay"")== 0) return(one_delay_c)
else if (strcmp(fname, "fum3.1) 0) return(fun3_1)
else if (strcmp(fname, fun3.2) 0) return(fun3_2)
else if (strcmp(fname, fun4.1) 0) return(fun4_1)
else if (strcmp(fname, one.comp)== 0) retum(one_comp_c)
else return(O):
UTILITIES
#define S 1 TRUE 1000/* constant representing a cf of true for S.1*/
#define S 1FALSE -1000/* constant representing a cf of false for S.1*/
function MakeS llnteger
purpose: packages an integer into an S1-Value
arguments: the integer to be packaged into an S 1_Value
result: a pointer to an S1-Value containing the integer
comments: *uses malloc to obtain space for the S1-Value it returns









purpose: packages a boolean (cf) into an S1_Value
arguments: the cf (an integer between S 1FALSE (-1000) and SITRUE
(1000))
to be packaged into an S1_Value
result: a pointer to an S1_Value containing the cf
comments: MakeS 1Boolean avoids using malloc to obtain space for the
S1_Value it returns; instead, a statically allocated S1_Value
(GlobalS 1 Value) is used. This works provided only a single
S1_Value is needed per external function call because S1 will
copy the returned S1_Value, allowing GlobalS1Value to be
re-used on subsequent calls. Note that the function
MakeS1Integer could be re-written to avoid malloc in a similar
manner.*/








purpose: packages a String into an S1_Value
arguments: the String to be packaged into an S1_Value
result: a pointer to an S1_Value containing the String
comments: MakeSlString avoids using malloc to obtain space for the
S1_Value it returns, but S1 does not copy strings pointed
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to by an S 1-Value of type DT_String thus, malloc is
required to avoid clobbering previous string values returned
to S1 from external code.*/
S1_Value *MakeS 1 String(text)
char *text;
char *tmp;
tmp= (char *)malloc (strlen (text)+ 1);
strcpy(tmp, text);
GlobalS 1Value.S 1-Type= DT_String;
GlobalS 1 Value.S 1_Val.S 1_String= tmp;
return( & GlobalS 1 Value);
function MakeSimpleVCFSet
purpose: packages an S1-Value and cf into a simple S1 value.cf.set
arguments: a pointer to the S 1-Value to be included in the set, and
the cf (an integer between S 1FALSE (-1000) and S 1TRUE (1000))
to be associated with the S1-Value to be included in the set
result: a pointer to an S1-Value containing the value.cf.set
comments: MakeSimpleVCFSet avoids using malloc by assuming that only
one
VCFSet will be needed per external function call and that S1
will copy the VCFSet that is returned. The value.cf will
point to an S1-Value, possibly GlobalS 1 Value, so a second
S 1-Value
is needed to hold the VCFSet that is returned*/
/* static space for MakeSimpleVCFSet*/S1_Value GlobalS 1 Value2;
/* static space for MakeSimpleVCFSet*/S1 ValCF GlobalS 1 VCF;
/* static space for MakeSimpleVCFSet*/S 1_VCFSet GlobalS 1 VCFSet;




GlobalS 1 VCF.CF= cf;
GlobalS 1VCFSet.VCF= GlobalS1VCF;
GlobalS 1VCFSet.Rest= NULL;
GlobalS lValue2.S 1-Type= DT_VCFSet;
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GlobalS 1Value2.S 1_Val.VCFSet= &Globa1S 1VCFSet;
return(GlobalS 1Value2);
function ExtractString-
purpose: extracts a string from an S1_Value
arguments: a pointer to the S1_Value whose string is to be extracted
result: the String (a pointer to a character sequence terminated by \O)
extracted from the SI_Value







purpose: extracts an integer from an S1_Value
arguments: a pointer to the S1_Value whose integer is to be extracted
result: the integer extracted from the S1-Value
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-function install
purpose: a subroutine called by function MakeComplexVCFSET to
package
S1_values and cfs into a complex S1 value.cf. set
argument: a pointer to the structure list





pt-> VCF= (S1_Va1CF *)malloc(sizeof(S1_Va1CF))
pt-> VCF-> CF= header-> field2
pt-> VCF-> Val= (S1_Value *)malloc(sizeof(S1_Value))
pt-> VCF-> Val-> S1_Type= DT_String
pt-> VCF-> Val-> S1_Val.S1_String =
(char *)malloc(strlen(header->field1)+1)







pt2->Rest-> VCF-> Val= (S1-Value *)malloc(sizeof(S 1_Value))
pt2->Rest-> VCF-> Val-> S1_Type= DT_String
pt2->Rest-> VCF-> Val-> S1_Va1.S1_String=
(char *)malloc(strlen(header->field1)+1)






free the memory allocate
purpose:
a pointer to S1_VCFSet*/arguments:
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freechain(abc)
S1_VCFSet *abc;







purpose: packages some S1_Value and cf into a complex S1 value.cf.set
arguments: a pointer to the S1_Value to be included in the set, and
the cf (an integer between S1FALSE (-1000) and S1TRUE (1000))
to be associated with the S1_Value to be included in the set
result: a pointer to an S1_Value containing the value.cf.set
comments: unlike the function MakesimpleVCFSet,
MakeComplexVCFSET return









globalS 1 Value3.S1_Type= DT_VCFSet
globalS 1 Value3.S1_Val.VCFSet= pt;
return(&globalS1Value3);
function del_pointer
purpose: free the memory in the list
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purpose: collect and place the value and cf into a link list
argument: the value and the cf
result: a pointer points to the structure list*/
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A CONSULTATION EXAMPLE
Opened typescript file result4.txt.
Start
This will be case number 1
Welcome to the gate array selection advisor
1: What do you expect to do?
1> nothing.but.idea.only
2: Do you think that your design a complex one?
2> no
3: What is your expected protyping time? (in weeks)
3> 15
4: What is your expected cost per gate? (in dollars)
4> 20
After checking some rules, some of the values are concluded as follows:
msm71000 <.35>, msm72000 <.35>, msm7lh000 <.35>, msm72h000 <.35>,
msm7lhb000 .35, msm72hb000 .35, msm7lv000 .35, msm72v000
<.35>, oki
<.35>, msm700xx <.35>, msm70h0xx <.35>, msm70hbOxx <.35>, msm70vOxx
<.35>,
scx6206 <.31>, scx6212 <.31>, scx6218 <.31>, scx6225 <.31>, scx6232 <.31>,
scx6244 <.31>, scx6287 <.31>, scx6b04 <.31>, scx6bl0 <.31>, scx6b2l <.31>,
scx6b3l <.31>, scx6b48 <.31>, scx6b64 <.31>, scx6b86 <.31>, scx6bl2O
<.31>,
scx6bl5O <.31>, mcal200ecl <.31>, mca600ecl <.31>, mcaii <.31>, mcaiii
<.31>, ns <.31>, scx6200 <.31>, scx6b00 <.31>, motorola <.31>, mcais <.31>,
mcaiis <.31>, or mcaiiis <.31>******* The highest certainty factor node is
msm71000
5: What is the max frequency of your design (MHz)?
5> 1
After checking some rules, some of the values are concluded as follows:
msm700xx <.37>, msm70hOxx <.37>, msm70hbOxx <.36>, msm70v0xx <.36>,
msm71000 <.35>, msm72000 <.35>, msm7lh000 <.35>, msm72h000 <.35>,
msm7lhb000 <.35>, msm72hb000 <.35>, msm7lv000 <.35>, msm72v000
<35>, oki
<.35>, scx6200 <.32>, scx6b00 <.32>, mcais <.31>, scx6206 <.31>, scx6212
<.31>, scx6218 <.31>, scx6225 .31, scx6232 .31, scx6244 .31, scx6287
<.31>, scx6b04 <.31>, scx6bl0 <.31>, scx6b2l <.31>, scx6b3l <.31>, scx6b48
<.31>, scx6b6<.31>, scx6b86 <.31>, scx6b120 <.31>, scx6b150 <.31>,
mcal200ecl <.31>, mca600ecl< .31>, mcaii <.31>, mcaiii <.31>, ns <.31>,
motorola <.31>, mcaiis <.31>, or mcaiiis <.31>******* The highest certainty
factor node is msm700xx
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6: What is the max output current of your design (mA)?
6>1
After checking some rules, some of the values are concluded as follows:
mcais <.74>, mcaiis <.74>, rncaiiis <.74>, msm700xx <.63>, msm70hOxx
<.52>,
msm70vOxx <.49>, msm70hbOxx <.41>, scx6200 <.36>, scx6b00 <.35>,
msm71000
<.35>, msm72000 <.35>, msm7lh000 <.35>, msm72h000 <.35>, msm7lhb000
<.35>,
msm72hb000 <.35>, msm71v000 <.35>, msm72v000 <.35>, oki <.35>, scx6206
<.31>, scx6212 <.31>, scx6218 <.31>, scx6225 <.31>, scx6232 <.31>, scx6244
<.31>, scx6287 <.31>, scx6b04 <.31>, scx6bl0 <.31>, scx6b2l <.31>, scx6b3l
<.31>, scx6b48 <.31>, scx6b64 <.31>, scx6b86 <.31>, scx6bl2O <.31>,
scx6bl50 <.31>, mcal200ecl <.31>, mca600ecl <.31>, mcaii <.31>, mcaiii
<.31>, ns <.31>, or motorola <.31>******* The highest certainty factor node
is mcais
7: What is the expected delay per gate of your circuit? (in ps)
7>600
After checking some rules, some of the values are concluded as follows:
mcais <.87>, mcaiis <.87>, mcaiiis <.87>, msm700xx <.72>, scx6b00 <.68>,
msm70h0xx <.57>, msm70v0xx <.54>, scx6200 <.52>, msm70hbOxx <.51>,
msm7 1000
<.35>, msm72000 <.35>, msm71h000 <.35>, msm72h000 <.35>, msm71hb000
<.35>,
msm72hb000 <.35>, msm7lv000 <.35>, msm72v000 <.35>, oki <.35>, scx6206
<.31>, scx6212 <.31>, scx6218 <.31>, scx6225 <.31>, scx6232 <.31>, scx6244
<.31>, scx6287 <.31>, scx6b04 <.31>, scx6bl0 <.31>, scx6b2l <.31>, scx6b3l
<.31>, scx6b48 <.31>, scx6b64 <.31>, scx6b86 <.31>, scx6b12O <.31>,
scx6bl50<.31>, mca1200ecl <.31>, mca600ecl <.31>, mcaii <.31>, mcaiii
<.31>, ns <.31>, or motorola <.31>******* The highest certainty factor node
is mcais
8: What is the expected compatiblity of your design?
8> cmos,ttl,ecl
After checking some rules, some of the values are concluded as follows:
mcais <.9>, mcaiis <.9>, mcaiiis <.9>, msm700xx <.78>, scx6b0O <.74>,
msm70hOxx <.66>, msm70vOxx <.63>, scx6200 <.61>, msm70hbOxx <.61>,
msm71000
<.35>, msm72000 <.35>, msm71h000 <.35>, msm72h000 <.35>, msm71hb000
<.35>,
msm72hb000 <.35>, msm71v000 <.35>, msm72v000 <.35>, oki <.35>, scx6206
<.31>, scx6212 <.31>, scx6218 <.31>, scx6225 <.31>, scx6232 <.31>, scx6244
<.31>, scx6287 <.31>, scx6b04 <.31>, scx6b 10 <.31>, scx6b21 <.31>, scx6b31
<.31>, scx6b48 <.31>, scx6b64 <.31>, scx6b86 <.31>, scx6bl20 <.31>,
scx6b150 .31', mca1200ecl <.31>, mca600ecl <.31>, mcaii <.31>, mcaiii
<.31>, ns <.31>, or motorola <.31>******* The highest certainty factor node
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is mcais
9: What is the expected number of gate?
9> 1000
After checking some rules, some of the values are concluded as follows:
mcais <.9>, mcaiis <.9>, mcaiiis <.9>, scx6212 <.88>, msm72h000 <.87>,
msm72hb000 <.87>, msm72v000 <.87>, mca1200ecl <.87>, scx6218 <.79>,
msm700xx <.78>, scx6bOO <.74>, scx6b2l <.73>, scx6225 <.67>, msm7OhOxx
<.66>, msm70vOxx <.63>, mcaii <.62>, scx6200 <.61>, msm70hbOxx <.61>,
scx6b3l <.59>, scx6232 <.58>, scx6244 <.51<, scx6b48 <.49>, scx6b64 <.45>,
scx6b86 <.41>, scx6287 <.41>, mcaiii <.39>, scx6bl20 <.38>, scx6bl0 <.38>,
scx6b15O <.37>, msm71h000 <.35>, msm7lhb000 <.35>, msm71v000 <.35>,
oki
<.35>, scx6b04 <.31>, ns <.31>, motorola <.31>, msm71000 <-1.0>,
msm72000
<-1.0>, scx6206 <-1.0>, or mca600ecl <-1.0>******* The highest certainty
factor node is mcais
10: What is the expected package?
10> p.eip
p.eip is not one of the legal responses.
10: That is the package type?
10> p.dip
11: What is the expected number of signal pin of your gate array?
11> 20
After checking some rules, some of the values are concluded as follows:
mcais <.9>, mcaiis <.9>, mcaiiis <.9>, scx6212 <.9>, msm72h000 <.88>,
msm72hb000 <.88>, msm72v000 <.88>, scx6218 <.81>, msm700xx <.78>,
scx6b21
<.76>, scx6b00 <.74>, scx6225 <.7>, msm7OhOxx <.66>, msm70vOxx <.63>,
scx6b3l <.63>, scx6232 <.62>, scx6200 <.61>, msm70hbOxx <.61>, scx6244
<.56>, scx6b48 <.54>, scx6b64 <.5>, scx6b10 <.44>, msm71h000 <.41>,
msm71hb000 <.41>, msm71v000 <.41>, oki <.35>, scx6b04 <.31>, ns <.31>,
motorola <.31>, msm71000 <-1.0>, msm72000 <-1.0>, scx6206 <-1.0>,
scx6287
<-1.0>, scx6b86 <-1.0>, scx6b 120 <-1.0>, scx6b150 <-1.0>, mca 1200ecl
<-1.0>, mca600ecl <-1.0>, mcaii <-1.0>, or mcaiii <-1.0>*******
The highest certainty factor node is mcais
The selected gate array is shown as follow
scx6200 <.96>, msm70hOxx <.96>, msm70vOxx <.96>, msm70hbOxx <.95>,
scx6b00
<.94>, motorola <.93>, scx6212 <.9>, msm72h000 <.88>, msm72hb000 <.88>,
msm72v000 <.88>, oki <.85>, ns <.82>, scx6218 <.81>, msm700xx <.78>,
scx6b21 <.76>, scx6225 <.7>, scx6b3l <.63>, scx6232 <.62>, scx6244 <.56>,
scx6b48 <.54>, scx6b64 <.5>, scx6bl0 <.44>, msm71h000 <.41>, msm7lhb000
<.41>, msm71v000 <.41>, scx6b04 <.31>, msm71000 <-1.0>, msm72000
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<-1.0>, scx6206 <-1.0>, scx6287 <-1.0>, scx6b86 <-1.0>, scx6bl2O <-1.0>,
scx6bl5O <-1.0>, mcal200ecl <-1.0>, mca600ecl <-1.0>, mcaii <-1.0>, mcaiii
<-1.0>, mcais <-1.0>, mcaiis <-1.0>, or mcaiiis <-1.0>
The highest certainty factor node is scx6200
The desired pin count is as follow!
40
quit
Note that the highest certainty factor node is scx6200, however, it is not a gate
array but the name of a series. The best gate array found is scx6212 of certainty
factor 0.9.


